## 5 V Low Power, Slew-Rate Limited RS-485/RS-422 Transceiver

$\square$


## FEATURES

EIA RS-485/RS-422-compliant
Data rates up to 250 kbps
Slew-rate limited for low EMI
100 nA supply current in shutdown mode
Low power consumption ( $120 \mu \mathrm{~A}$ )
Up to 32 transceivers on one bus
Outputs high-z when disabled or powered off
-7 V to +12 V bus common-mode range
Thermal shutdown and short-circuit protection
Pin-compatible with MAX483
Specified over $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range
Available in 8-lead SOIC package

## APPLICATIONS

Low power RS-485 applications<br>EMI sensitive systems<br>DTE-DCE interfaces<br>Industrial control<br>Packet switching<br>Local area networks<br>Level translators

## GENERAL DESCRIPTION

The ADM483 is a low power differential line transceiver suitable for half-duplex data communication on multipoint bus transmission lines. It is designed for balanced data transmission, and complies with EIA Standards RS-485 and RS-422.The part contains a differential line driver and a differential line receiver. Both share the same differential pins, with either the driver or the receiver being enabled at any given time.
The device has an input impedance of $12 \mathrm{k} \Omega$, allowing up to 32 transceivers on one bus. Since only one driver should be enabled at any time, the output of a disabled or powered-down driver is three-stated to avoid overloading the bus. This high impedance driver output is maintained over the entire common-mode voltage range from -7 V to +12 V .

Rev. 0

## FUNCTIONAL BLOCK DIAGRAM



Figure 1.

The receiver contains a fail-safe feature that results in a logic high output state if the inputs are unconnected (floating).

The driver outputs are slew-rate limited to reduce EMI and data errors caused by reflections from improperly terminated buses. Excessive power dissipation caused by bus contention or by output shorting is prevented by a thermal shutdown circuit.

The part is fully specified over the industrial temperature range, and is available in an 8 -lead SOIC package.

## ADM483

## TABLE OF CONTENTS

Specifications. ..... 3
Timing Specifications ..... 4
Absolute Maximum Ratings ..... 5
ESD Caution ..... 5
Pin Configuration and Function Descriptions ..... 6
Test Circuits ..... 7
Switching Characteristics ..... 8
Typical Performance Characteristics ..... 9
Applications ..... 11
Differential Data Transmission ..... 11
Cable and Data Rate ..... 11
Thermal Shutdown ..... 12
Receiver Open-Circuit Fail-Safe. ..... 12
Outline Dimensions ..... 13
Ordering Guide ..... 13

REVISION HISTORY
10/04—Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted.
Table 1.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER |  |  |  |  |  |
| Differential Output Voltage, V ${ }_{\text {OD }}$ |  |  | 5 | V | $\mathrm{R}=\infty$, Figure 3 |
|  | 2.0 |  |  | V | $R=50 \Omega$ (RS-422), Figure 3 |
|  | 1.5 |  | 5 | V | $R=27 \Omega$ (RS-485), Figure 3 |
|  | 1.5 |  | 5 | V | $\mathrm{V}_{\text {TST }}=-7 \mathrm{~V}$ to 12 V , Figure 4 |
| $\Delta\left\|V_{\text {ool }}\right\|$ for Complementary Output States |  |  | 0.2 | V | $\mathrm{R}=27 \Omega$ or $50 \Omega$, Figure 3 |
| Common-Mode Output Voltage, Voc |  |  | 3 | V | $R=27 \Omega$ or $50 \Omega$, Figure 3 |
| $\Delta \mid V$ oc for Complementary Output States |  |  | 0.2 | V | $\mathrm{R}=27 \Omega$ or $50 \Omega$, Figure 3 |
| Output Short-Circuit Current, Vout = High | 35 |  | 250 | mA | -7 V < $\mathrm{V}_{\text {out }}<+12 \mathrm{~V}$ |
| Output Short-Circuit Current, V out $^{\text {= Low }}$ | 35 |  | 250 | mA | $-7 \mathrm{~V}<\mathrm{V}_{\text {out }}<+12 \mathrm{~V}$ |
| DRIVER INPUT LOGIC |  |  |  |  |  |
| CMOS Input Logic Threshold Low |  |  | 0.8 | V |  |
| CMOS Input Logic Threshold High | 2.0 |  |  | V |  |
| CMOS Logic Input Current (DI) |  |  | $\pm 2$ | $\mu \mathrm{A}$ |  |
| DE Input Resistance to GND |  | 220 |  | $\mathrm{k} \Omega$ |  |
| RECEIVER |  |  |  |  |  |
| Differential Input Threshold Voltage, $\mathrm{V}_{\text {TH }}$ | -200 |  | +200 | mV | $-7 \mathrm{~V}<\mathrm{V}_{\text {cm }}<+12 \mathrm{~V}$ |
| Input Hysteresis |  | 70 |  | mV | $\mathrm{V}_{\text {cm }}=0 \mathrm{~V}$ |
| Input Resistance (A, B) | 12 |  |  | $\mathrm{k} \Omega$ | $-7 \mathrm{~V}<\mathrm{V}_{\text {cm }}<+12 \mathrm{~V}$ |
| Input Current ( $\mathrm{A}, \mathrm{B}$ ) |  |  | 1 | mA | $\mathrm{V}_{\mathrm{N}}=+12 \mathrm{~V}$ |
|  |  |  | -0.8 | mA | $\mathrm{V}_{\mathbb{N}}=-7 \mathrm{~V}$ |
| CMOS Logic Input Current ( $\overline{\mathrm{RE}})$ |  |  | $\pm 2$ | $\mu \mathrm{A}$ |  |
| CMOS Output Voltage Low |  |  | 0.4 | V | lout $=4 \mathrm{~mA}$ |
| CMOS Output Voltage High | 3.5 |  |  | V | lout $=-4 \mathrm{~mA}$ |
| Output Short-Circuit Current | 7 |  | 95 | mA | OV $<\mathrm{V}_{\text {out }}<\mathrm{V}_{\text {cc }}$ |
| Three-State Output Leakage Current |  |  | $\pm 2$ | $\mu \mathrm{A}$ | $0.4 \leq \mathrm{V}_{\text {Out }} \leq 2.4 \mathrm{~V}$ |
| POWER SUPPLY CURRENT |  | 0.1 | 10 | $\mu \mathrm{A}$ | $\mathrm{DE}=0 \mathrm{~V}, \overline{\mathrm{RE}}=\mathrm{V}_{\mathrm{cC}}$ (shutdown) |
|  |  | 120 | 250 | $\mu \mathrm{A}$ | $\mathrm{DE}=0 \mathrm{~V}, \overline{\mathrm{RE}}=0 \mathrm{~V}$ |
|  |  | 350 | 650 | $\mu \mathrm{A}$ | DE $=\mathrm{V}_{\text {cc }}$ |

## ADM483

## TIMING SPECIFICATIONS

$\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted.
Table 2.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER |  |  |  |  |  |
| Maximum Data Rate | 250 |  |  | kbps |  |
| Propagation Delay tplh, $\mathrm{tphL}^{\text {a }}$ | 250 | 800 | 2000 | ns | RLDIFF $=54 \Omega, C_{L 1}=C_{L 2}=100 \mathrm{pF}$, Figure 5 |
| Skew tskew |  | 100 | 800 | ns | $\mathrm{R}_{\text {LDIFF }}=54 \Omega, \mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=100 \mathrm{pF}$, Figure 5 |
| Rise/Fall Time $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ | 200 |  | 2000 | ns | $\mathrm{R}_{\text {LDIFF }}=54 \Omega, \mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=100 \mathrm{pF}$, Figure 5 |
| Enable Time | 125 |  | 2000 | ns | $\mathrm{R}_{\mathrm{L}}=500 \Omega, C_{L}=100 \mathrm{pF}$, Figure 6 |
| Disable Time | 125 |  | 3000 | ns | $R_{L}=500 \Omega, C_{L}=15 \mathrm{pF}$, Figure 6 |
| Enable Time from Shutdown |  |  | 5000 | ns | $\mathrm{R}_{\mathrm{L}}=500 \Omega, C_{L}=100 \mathrm{pF}$, Figure 6 |
| RECEIVER |  |  |  |  |  |
| Propagation Delay tPLH, $\mathrm{t}_{\text {PHL }}$ | 250 |  | 2000 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, Figure 7 |
| Differential Skew tskew |  | 100 |  | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, Figure 7 |
| Enable Time |  | 20 | 50 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, Figure 8 |
| Disable Time |  | 20 | 50 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, C_{L}=15 \mathrm{pF}$, Figure 8 |
| Enable Time from Shutdown |  |  | 5000 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, C_{L}=15 \mathrm{pF}$, Figure 8 |
| Time to Shutdown ${ }^{1}$ | 50 | 330 | 3000 | ns |  |

[^0]
## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 3.

| Parameter | Rating |
| :---: | :---: |
| $\mathrm{V}_{\text {cc }}$ to GND | 6 V |
| Digital I/O Voltage (DE, $\overline{\mathrm{RE}}, \mathrm{DI}, \mathrm{ROUT}$ ) | -0.3 V to $\mathrm{V}_{\text {cc }}+0.3 \mathrm{~V}$ |
| Driver Output/Receiver Input Voltage | -9 V to +14 V |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\theta_{\text {JA }}$ Thermal Impedance (SOIC) | $110^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead Temperature |  |
| Soldering (10 s) | $300^{\circ} \mathrm{C}$ |
| Vapor Phase (60 s) | $215^{\circ} \mathrm{C}$ |
| Infrared (15 s) | $220^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## ADM483

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration

Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | RO | Receiver Output. When enabled, if $\mathrm{A}>\mathrm{B}$ by 200 mV , then $\mathrm{RO}=$ high. If $A<B$ by 200 mV , then $R O=$ low. |
| 2 | $\overline{\mathrm{RE}}$ | Receiver Output Enable. A low level enables the receiver output, RO. A high level places it in a high impedance state. |
| 3 | DE | Driver Output Enable. A high level enables the driver differential inputs A and B. A low level places it in a high impedance state. |
| 4 | DI | Driver Input. When the driver is enabled, a logic low on DI forces $A$ low and $B$ high, while a logic high on DI forces A high and B low. |
| 5 | GND | Ground. |
| 6 | A | Noninverting Receiver Input A/Driver Output A. |
| 7 | B | Inverting Receiver Input B/Driver Output B. |
| 8 | Vcc | 5 V Power Supply. |

## ADM483

## TEST CIRCUITS



Figure 3. Driver Voltage Measurement


Figure 4. Driver Voltage Measurement over Common-Mode Voltage Range


Figure 5. Driver Propagation Delay


Figure 6. Driver Enable/Disable


Figure 7. Receiver Propagation Delay


Figure 8. Receiver Enable/Disable

## ADM483

## SWITCHING CHARACTERISTICS



Figure 9. Driver Propagation Delay, Rise/Fall Timing


Figure 10. Receiver Propagation Delay


Figure 11. Driver Enable/Disable Timing


Figure 12. Receiver Enable/Disable Timing

TYPICAL PERFORMANCE CHARACTERISTICS


Figure 13. Supply Current vs. Temperature


Figure 14. Output Current vs. Receiver Output Low Voltage


Figure 15. Output Current vs. Receiver Output High Voltage


Figure 16. Receiver Output Low Voltage vs. Temperature


Figure 17. Receiver Output High Voltage vs. Temperature


Figure 18. Driver Output Current vs. Differential Output Voltage

## ADM483



Figure 19. Output Current vs. Driver Output Low Voltage


Figure 20. Output Current vs. Driver Output High Voltage


Figure 21. Driver Propagation Delay vs. Temperature


Figure 22. Receiver Propagation Delay vs. Temperature


Figure 23. Driver/Receiver Propagation Delay

## APPLICATIONS

## DIFFERENTIAL DATA TRANSMISSION

Differential data transmission is used to reliably transmit data at high rates over long distances and through noisy environments. Differential transmission nullifies the effects of ground shifts and noise signals that appear as commonmode voltages on the line. There are two main standards approved by the Electronics Industries Association (EIA), which specify the electrical characteristics of transceivers used in differential data transmission.

The RS-422 standard specifies data rates up to 10 Mbaud and line lengths up to 4000 ft . A single driver can drive a transmission line with up to 10 receivers.

To achieve true multipoint communications, the RS-485 standard was defined. This standard meets or exceeds all the requirements of RS-422, but also allows up to 32 drivers and 32 receivers to be connected to a single bus. An extended commonmode range of -7 V to +12 V is defined. The most significant difference between RS-422 and RS-485 is that the drivers may be disabled, allowing up to 32 to be connected to a single line. Only one driver should be enabled at a time, but the RS-485 standard contains additional specifications to guarantee device safety in the event of line contention.

Table 5. Comparison of RS-422 and RS-485 Interface Standards

| Specification | RS-422 | RS-485 |
| :--- | :--- | :--- |
| Transmission Type | Differential | Differential |
| Maximum Cable Length | 4000 ft. | 4000 ft. |
| Minimum Driver Output Voltage | $\pm 2 \mathrm{~V}$ | $\pm 1.5 \mathrm{~V}$ |
| Driver Load Impedance | $100 \Omega$ | $54 \Omega$ |
| Receiver Input Resistance | $4 \mathrm{k} \Omega \mathrm{min}$ | $12 \mathrm{k} \Omega \mathrm{min}$ |
| Receiver Input Sensitivity | $\pm 200 \mathrm{mV}$ | $\pm 200 \mathrm{mV}$ |
| Receiver Input Voltage Range | -7 V to +7 V | -7 V to +12 V |
| Drivers/Receivers per Line | $1 / 10$ | $32 / 32$ |

## CABLE AND DATA RATE

The preferred transmission line for RS-485 communications is a twisted pair. Twisted pair cable tends to cancel commonmode noise and the magnetic fields generated by the current flowing through each wire, thereby reducing the effective inductance of the pair.

The ADM483 is designed for bidirectional data communications on multipoint transmission lines. A typical application showing a multipoint transmission network is shown in Figure 24. An RS-485 transmission line can have as many as 32 transceivers on the bus. Only one driver can transmit at a particular time, but multiple receivers can be enabled simultaneously. As with any transmission line, it is important to minimize reflections. This can be done by terminating the extreme ends of the line by using resistors equal to the characteristic impedance of the line. Stub lengths of the main line should also be kept as short as possible. A properly terminated transmission line appears purely resistive to the driver.


Figure 24. Typical Half-Duplex RS-485 Network Topology

## ADM483

## THERMAL SHUTDOWN

The ADM483 contains thermal shutdown circuitry that protects the part from excessive power dissipation during fault conditions. Shorting the driver outputs to a low impedance source can result in high driver currents. The thermal sensing circuitry detects the increase in die temperature and disables the driver outputs. The thermal sensing circuitry is designed to disable the driver outputs when a die temperature of $150^{\circ} \mathrm{C}$ is reached. As the device cools, the drivers are re-enabled at $140^{\circ} \mathrm{C}$.

## RECEIVER OPEN-CIRCUIT FAIL-SAFE

The receiver input includes a fail-safe feature that guarantees a logic high on the receiver when the inputs are open circuit or floating.

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 25. 8-Lead Standard Small Outline Package [SOIC]
(R-8)
Dimensions shown in millimeters and (inches)

ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADM483AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package | R-8 |
| ADM483AR-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package | R-8 |
| ADM483AR-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package | R-8 |
| ADM483JR | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package | R-8 |
| ADM483JR-REEL | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package | R-8 |
| ADM483JR-REEL7 | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package | R-8 |

ADM483
NOTES

## NOTES

## NOTES


[^0]:    ${ }^{1}$ The device is put into shutdown mode by driving $\overline{R E}$ high and DE low. If these inputs are in this state for less than 50 ns , the device is guaranteed not to enter shutdown mode. If the enable inputs are in this state for at least 3000 ns , the device is guaranteed to have entered shutdown mode.

